首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
C*Core:Memory Integration Module
类型:软IP
简短描述:The memory integration module is responsible for controlling the transfer of the......
详细描述:
工艺:
代工厂:
应用:
特色:

Features
Ø Reduced system complexity — No external glue logic required for typical
systems if chip selects are used.
Ø Three programmable asynchronous active-low chip selects can be independently
programmed with various features.
Ø Control for external boot device — CS0 can be selected as an external 16bit boot
device when in master mode.
Ø Fixed base addresses with 64-Mbyte block sizes
Ø Support for 8-bit 16-bit and 32-bit devices — The port size can be programmed
to be 8, 16 or 32 bits.
Ø Programmable write protection — Each chip select address range can be
designated for read access only.
Ø Programmable access protection — Each chip select address range can be
designated for supervisor access only.
Ø Write-enable selection — The enable byte pins (EB [3:0]) can be configured as
byte enables (assert on both external read and write accesses) or write enables
(only assert on external write accesses).
Ø Bus cycle termination — The chip select logic to terminate the bus cycle.
Ø Programmable wait states — To interface with various devices, up to seven wait
states can be programmed before the access is terminated.
Ø Programmable extra wait state for write accesses — One wait state can be added
to write accesses to allow writing to memories that require additional data setup
time.

memory integration Datasheet.rar

    C*Core:USB Controller Module     C*Core:NFC+ECC
分享到: