首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:S13_OTG_PHY_01
类型:硬IP
简短描述:SMIC 0.13um USB2.0 O TG PHY
详细描述:

The USB2.0 OTG PHY is a complete intellectual property (IP) solution, integrating high-speed mixed-signal CMOS circuitry, and is designed for single-chip, USB2.0 integration in OTG application. The PHY supports the USB2.0 high-speed protocol at 480-Mbps (high-speed), and is backward compatible to the USB1.1 legacy protocol at 12M-bps (full-speed) and 1.5-Mbps (low-speed). The PHY抯 flexible architecture can be connected with a HS OTG subsystem to perform as a standard Hi-Speed, Dual-Role Device (DRD), operating as either a fully USB2.0 Hi-Speed compliant peripheral or an OTG host. For example, when the USB2.0 OTG PHY is implemented in a USB printer, the printer can print from a PC, or the printer can act as the host, extracting and printing pictures directly from the memory of a digital cameral without the aid of a PC. Additional applications includes PDAs, mobile phones, MP3 player, set-top boxes, and fax machines.


工艺:0.13um
代工厂:SMIC
应用:
特色:

Fully complies with: Universal Serial Bus Specification Rev 2.0 ON-THE-GO SUPPLEMENT TO THE USB 2.0 SPECIFICATION REV 1.0A UTMI+ Specification Rev 1.0 (Level 3)  
Complete mixed-signal physical layer (PHY) for single-chip USB2.0 OTG applications  
Supports 480Mbit/s 揌igh Speed? 12Mbit/s 揊ull Speed? 
USB2.0 Device automatic switching between full- and high-speed modes  
USB2.0 Host automatic switching between low-, full- and high-speed modes  
8-bit interface at 60MHz operation and 16-bit interface at 30MHz operation  
Supports Suspend, Resume and Remote Wakeup modes 
12MHz external crystal, plus an internal oscillator and 480MHz PLL  
All required terminations are internal to the PHY  
Supports USB2.0 test mode  
Additional built-in analog testability features 
Bist function and internal loop function for test  
Supports built-in and external source of VBUS  
Output current of the built-in charge pump adjusted by an external capacitor

    Verisilicon:S13_DLL_01     Verisilicon:S13_PLL_01B
分享到: