首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:S13_CODEC_01
类型:硬IP
简短描述:16-bit Stereo Audio CODEC
详细描述:

The S13_CODEC_01 specifies the design of a high-performance 16-bit stereo Audio CODEC for portable digital audio systems. The ADCs and DACs within the IP use sigma-delta technique. Input/output analog signals of the S13_CODEC_01 are single-ended, including stereo input and stereo output. Mono microphone input is also supported with an internal microphone bias circuit. The internal stereo headphone amplifier is capable of driving 16Ω load. Low power consumption and flexible power management allow selective shutdown of codec functions, thus extending battery life in portable applications.


工艺:0.13um
代工厂:SMIC
应用:
特色:

Single-ended ADC 
   THD:-79dB
   Dynamic Range, SNR:83dB  
Single-ended DAC 
   THD:-79dB
   Dynamic Range, SNR:83dB  
Audio Serial Interface: 
   16bit, 32bit word length 
   I2S mode/DSP mode 
   Slave/Master  
2-wire Serial Control Interface  
Master Clock is 256fs  
Sampling Rates 
   8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz and 48kHz  
Power Supply 
   1.2V Core Digital Supply typ. 
   3.3V Pad and Analog Supply typ. (2.4-3.6)  Highly Efficient Linear Headphone Amplifier  Stereo Line Input and Mono Microphone Input with Electret Bias  
Stereo/Mono Mode  
Flexible Power Management Under Total Software Control  
Internal PLL as the Audio Codec Master Clock Generator

    Verisilicon:S13_BATCHRG_01     Verisilicon:S13_DAC_04
分享到: