首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:S13_ADC_03
类型:硬IP
简短描述:SMIC 0.13um 1.2V 10Bit 20MHz
详细描述:

The Verisilicon S13_ADC_03 IP is a 10 bits, low power, and pipeline analog to digital converter capable of running at up to 20MHz conversion rate. The ADC cell integrates several stages of sample/hold amplifiers, a reference bias circuit, and a clock circuit along with the analog to digital converter circuit. The S13_ADC_03 operates when the power-down signal (PWDN) is at logic level ?? and goes into power-down state when the power-down signal is at logic level ?? The S13_ADC_03 IP is useful in a variety of data signal conversion applications, especially in video applications.


工艺:0.13um
代工厂:SMIC
应用:
特色:

Process: SMIC 0.13um 1P6M CMOS Generic process  Supply voltage: 1.2V analog/digital power, 1.2 V digital power  
Operating temperature: -10c ~ +60c ~ +120c Typical power dissipation: about 40mw(33mA), of which about 5mA is for digital power whereas 28mA for analog power  
The sampling network of sample/hold stage has been optimized for wider input bandwidth (up to 40MHz)  
Control pin is provided for power-down mode  
Fully differential structure  
Sampling rates: up to 20MHz


    Verisilicon:S13_ DLL_02     Verisilicon:S13_BATCHRG_01
分享到: