首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Verisilicon:S13_ DLL_02
类型:硬IP
简短描述:Reference frequency range of 100 MHz to 200MHz for (DDR 200/266/333/400
详细描述:

The S13_DLL_02 generates 4-channel fixed timing delay and provides 1-channel test mode for DDR SDRAM controller usage. It integrates a Voltage-Controlled Delay Line (VCDL), a Phase-Frequency Detector (PFD) and a Charge Pump (CP). The operating voltage ranges from 1.08V ~ 1.32V, and the operating junction temperature from -40℃ ~ 125℃. It can process input clock frequencies ranging from 100MHz ~ 200MHz (DDR-200 / 266 / 333 / 400). This IP can be used in DDR SDRAM controller to generate a delay of 20% of DQS period that is represented by the reference input clock (FREF) in the DQ data latch process.


工艺:0.13um
代工厂:SMIC
应用:
特色:

Reference frequency ranges from 100 MHz to 200MHz for (DDR 200/266/333/400) 
Low jitter output 
4-channel outputs with a delay time of 20% of the period of FREF or DQS 
No external component required 
Rise time matches fall time on the output signal抯 edges 
False lock detection 
Lock in time: Less than 100us

    Verisilicon:S13V33_VDT_02     Verisilicon:S13_ADC_03
分享到: