首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
上海硕讯微电子有限公司:迭代结构3DES加解密IP软核
类型:软IP
简短描述:ES3DES01是一种采用迭代结构设计,用可综合的Verilog HDL语言风格进行设计的实现Triple Data Encryption Standard (3DES)加解密算法标准的IP软核。
详细描述:

The ES3DES01 core is the Verilog HDL synthesizable model to implement the Triple Data Encryption Standard (3DES) documented in the U.S. Government publication FIPS 46-3.The core is a block cipher, working on 64 bits of data at a time. It is built upon the Data Encryption Standard  (DES) core. The core uses 192 bits key of which only 168 bits are used. Encoding and decoding  operations are performed in 49 clocks, in Electronic Codebook (ECB) mode. The design uses the iterative structure and does not use any memories such as SRAM,so the area of the core is very small.The core is fully synchronous using only one clock signal and can be implemented in both FPGAs and ASICs. The core is available optimized for several technologies with competitive utilization and performance characteristics.


工艺:
代工厂:
应用:
特色:

 Simple interface and timing

 Fully Synchronous design.

Iterative structure

Small gate count shared DES


3DES01_eSolutions.rar

    上海硕讯微电子有限公司:流水线结构3DES加解密IP软核     上海硕讯微电子有限公司:迭代结构DES加解密IP软核
分享到: