首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-F8011
类型:软IP
简短描述:IEEE 1394a + OHCI Core
详细描述:

The AU-F8011 IEEE 1394a + OHCI Core provides an IEEE 1394a Link Layer Controller that
supports the industry standard Open Host Controller Interface (OHCI) version 1.2. OHCI is
included to provide DMA packet data transfers, interrupts, and other OHCI compatible features.
The figure below shows IEEE 1394a + OHCI Core usage within an SOC. The IEEE 1394a +
OHCI Core is available as a synthesizable Verilog model from Aurora VLSI, Inc.


工艺:
代工厂:
应用:
特色:

IEEE 1394a Link Layer Controller
• Compliant with IEEE 1394a
• IEEE 1394a link layer functionality
• IEEE 1394a-2000 PHY interface and IEEE 1394-1995 Annex J.PHY interface
• Supports 100, 200, and 400 mbits/s
• Cycle master capability
• Generates CRC for transmit and checks CRC for receive packets
• Asynchronous and isochronous transfers are supported
• Packet status captured
• PHY status and cycle sync status
Open Host Controller Interface
• Compliant with OHCI 1.2
• 4 channel DMA Engine
- asynchronous transmit data DMA from data source to Async Transmit FIFO
- isochronous transmit data DMA from data source to Iso Transmit FIFO
- asynchronous receive data DMA from Receive FIFO to data destination
- isochronous receive data DMA from Receive FIFO to data destination
• Up to 32 isochronous transmit DMA contexts- user configurable
• Up to 32 isochronous receive DMA contexts- user configurable
• Asynchronous transmit data FIFO- 16 bytes to 32K bytes user configurable
• Isochronous transmit data FIFO- 16 bytes to 32K bytes user configurable
• Asynchronous receive data FIFO- 16 bytes to 32K bytes user configurable
• Isochronous receive data FIFO- 16 bytes to 32K bytes user configurable
• All OHCI 1.2 configuration, control, and status registers
• All OHCI 1.2 interrupts

    Aurora VLSI, Inc.:AU-FB8010     Aurora VLSI, Inc.:AU-FB8011
分享到: