首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-FB8010
类型:软IP
简短描述:IEEE 1394a AMBA Subsystem Core,AMBA AHB Bus IEEE 1394a Link Layer Controller with DMA
详细描述:

The AU-FB8010 IEEE 1394a AMBA Subsystem provides an IEEE 1394a peripheral subsystem
for AMBA based SOCs. It contains an IEEE 1394a Link Layer Controller that connects
seamlessly to the AMBA AHB Bus. A DMA Engine is included to move packet data. The figure
below shows its use within an SOC. The IEEE 1394a AMBA Subsystem Core is available as a
synthesizable Verilog model from Aurora VLSI, Inc.


工艺:
代工厂:
应用:
特色:

IEEE 1394a Link Layer Controller
• Compliant with IEEE 1394a
• IEEE 1394a link layer functionality
• IEEE 1394a-2000 PHY interface and IEEE 1394-1995 Annex J.PHY interface
• Supports 100, 200, and 400 mbits/s
• Cycle master capability
• Generates CRC for transmit and checks CRC for receive packets
• Asynchronous and isochronous transfers are supported
• Separate transmit data FIFOs for asynchronous and isochronous packets
• Receive data FIFO for incoming packets
• Packet status captured in 2 status FIFOs
- Transmit Status FIFO- 4 entries
- Receive Status FIFO- 4 entries
• PHY status and cycle sync status are provided
DMA/AMBA Interface
• AMBA AHB Bus interface
• 3 channel DMA Engine
- asynchronous transmit data DMA from data source to Async Transmit FIFO
- isochronous transmit data DMA from data source to Iso Transmit FIFO
- receive data DMA from Receive FIFO to data destination
• Physical DMA addresses
• Programmable DMA starting address
• Programmable DMA transfer count- up to 64 Kbytes
• Programmable DMA AMBA Bus interface transaction size- 8 to 1024 bytes
• Programmable DMA AMBA Bus data transfer size- 4 or 8 bytes
• Locked DMA operation optional (software programmable)
• Direct software writes or information extracted from descriptors in memory, to
program DMA control information
• Dedicated AMBA Bus master interface for each DMA channel
• AMBA Bus slave interface for register reads and writes- configuration, control, and
status
• Interrupts:
- transmit packet DMA completed
- receive packet DMA completed
- packet transmit completed
- packet receive completed

    Aurora VLSI, Inc.:SSF8010     Aurora VLSI, Inc.:AU-F8011
分享到: