首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:SSF8010
类型:软IP
简短描述:IEEE 1394a Link Layer Controller Core
详细描述:

The SSF8010 is the Link Layer Controller for IEEE 1394a. It is a fully synthesizable core, which
can be integrated seamlessly with any application. The SSF8010 interfaces to the PHY Chip
using the IEEE 1394a-2000 PHY standard and IEEE 1394-1995 Annex J PHY standard. On the
application side, a simple interface provides direct access to receive and transmit FIFOs. The
SSF8010 supports 100, 200 and 400 Mbits/s transfers. The 1394a LLC Core is available as a
synthesizable Verilog model from Aurora VLSI, Inc.


工艺:
代工厂:
应用:
特色:

• Compliant with IEEE 1394a
• SSF8010 has link layer functionality
• Uses IEEE 1394a-2000 PHY standard and IEEE 1394-1995 Annex J PHY standard
to interface to the PHY chip
• Asynchronous and isochronous transfers are supported
• Supports 100, 200, and 400 mbits/s
• Simple application interface
• Direct FIFO access for both asynchronous and isochronous interface
• Cycle master capability
• Generates CRC for transmit and checks CRC for receive packets
• Separate FIFOs for transmitting asynchronous and isochronous packets

    Coreworks, lda:CWda27     Aurora VLSI, Inc.:AU-FB8010
分享到: