首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Coreworks, lda:CWda27
类型:软IP
简短描述:I2S-Premier : Configurable Stereo Serial Audio Transceiver
详细描述:

The I2S-Premier Configurable Stereo Serial Audio Transceiver Core (CWda27) is part of the AudioWorks™ family of proven audio interface cores designed to input and output digital audio streams in I2S, Left-Justified, or Right-Justified full duplex. The I2S-Premier backend interface is supplied with a choice of AMBA®, CoreConnect™ or a flexible parallel interface.


工艺:
代工厂:
应用:
特色:

 


  • Runtime configurable audio format: I2S, Left Justified, and Right Justified stereo formats
  • Full duplex operation
  • Supports all commonly used sample rates including 32, 44.1, 48, 96 and 192 kHz
  • Runtime configurable sample width, ranging from 8 to 32 bits per sample
  • Pre-synthesis configurable sample FIFO depth
  • Reports FIFO full and empty conditions and the number of samples in both RX and TX FIFOs
  • Runtime configurable RX Upper-FIFO-Limit; a request is activated when this limit is exceeded
  • Runtime configurable TX Lower-FIFO-Limit; a request is activated when this limit is exceeded
  • Supports slave or master modes of the audio bus
  • Supports up to 128 audio channels
  •     Coreworks, lda:CWda26     Aurora VLSI, Inc.:SSF8010
    分享到: