首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-G0100
类型:软IP
简短描述:Interrupt Controller AMBA APB Core
详细描述:

The AU-G0100 Interrupt Controller AMBA APB Core provides an interrupt controller peripheral
for AMBA based SOCs. It aggregates 32 interrupt requests into 8 interrupt outputs. It connects
seamlessly to the AMBA APB Bus as an AMBA Bus slave. The Interrupt Controller AMBA
APB Core is available as a synthesizable Verilog model from Aurora VLSI, Inc.


工艺:
代工厂:
应用:
特色:

• 32 interrupt requests
- independently enabled
- level or edge sensitive (configurable)
- active high or low (configurable)
- deglitched
• 8 interrupt outputs (configurable)
• Each interrupt request is assigned to one or more interrupt outputs that it will trigger
• 32 interrupt request priority levels
• Each interrupt request is assigned a priority level
• Priority level of highest priority interrupt request for each interrupt output is available
for vectored interrupt handling
• Pending registers show all pending interrupt requests
• Service registers show highest priority pending requests
• Software interrupt set and clear

    Aurora VLSI, Inc.:AU-SS4000     Aurora VLSI, Inc.:AU-G0200
分享到: