首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
Aurora VLSI, Inc.:AU-B1000
类型:软IP
简短描述:AMBA AHB Bus Arbiter and Decoder Core
详细描述:

The AU-B1000 AMBA AHB Bus Arbiter and Decoder provides the bus arbiter and slave select decoder for the AMBA AHB Bus. It is fully pipelined for highest throughput and performance. The full set of sixteen AMBA Bus masters and sixteen AMBA Bus slaves is supported. The AMBA AHB Bus Arbiter/Decoder is available as a synthesizable Verilog model from Aurora VLSI, Inc.


工艺:
代工厂:
应用:
特色:

• AMBA AHB Bus arbiter function
• AMBA AHB Bus decoder function
• 16 AMBA Bus masters
• 16 AMBA Bus slaves
• Fully pipelined for highest throughput
• Round robin arbitration
• 16 slave address registers- one register per slave
- Base address of the slave’s address space
- Size of the slave’s address space
• Default master- Master 0
• Default slave- Slave 0
• User can optionally supply the default master and/or default slave

    Aurora VLSI, Inc.:AU-B0003     Aurora VLSI, Inc.:AU-B2000
分享到: