首 页
韦德国际官网1946介绍
新闻中心
政策法规
技术服务
招商合作
公共服务
孵化器
招贤纳士
联系我们
    > 技术服务
公共EDA平台
设计服务平台
MPW流片服务
芯片测试分析
芯片封装
IP交易中心
    > 服务平台
  您当前的位置:首页 > 技术服务 > IP交易中心   
分 类 开源IP/免费下载  |   推荐IP核  |   Physical Library  |   Analog & Mixed Signal  |   Arithmetic & Mathematic  |   Controllers  |   Peripheral Cores  |   Interfaces  |   Bus  |   Digital Signal Processing  |   Processors & Microcontrollers  |   Memory Element  |   Security / Error Corr. Det. / Modulation  |   Multimedia / Video / Image / Audio  |   Wireline Communications  |   Wireless Communications  |   Platform Level IP  |   Software IP  |   FPGA IP  |   Other  |   Verification IP  |  
FFT-based FIR Filter

公司名:Unicore Systems

详细描述:FFT-based FIR Filter is a unit to perform the finite impulse responce filter based on the Fast Fourier Transform (FFT). It performs the convolution of the unlimited signal sequence with the synthesized impulse responce of the length of Ni=N/2 samples, where N = 64, 128, 256, 512, 1024. The data and coefficient widths are tunable in the range 8 to 18.

特色: The filtering algorithm is the sectioned convolution with accumulating based on N-point radix-2 FFT, where N = 64, 128, 256, 512, 1024

  One complex signal channel or two parallel real signal channels.

  Filter types are LPF; LPF and HPF; LPF and HPF, and differentiator; LPF and HPF,and double differentiator.

  Input data, output data, and coefficient widths are generics

  Bandpass frequencies of the LPF and HPF filters, filter type are dynamically tunable parameters. The frequencies for both real channels are tuned independently

  Stop band ripple for 16-bit dates is higher than 60 db. The transitional frequency band is less than 6 bins (1 bin = Fs/N, where Fs is the sampling frequency

  Dynamic range for 16-bit dates is higher than 70 db

  Structure optimized for Xilinx Virtex2, Virtex4, Spartan3 FPGA devices, and can be implemented in Altera, Actel, Lattice devices as well.

  The maximum clock frequency for Virtex4 devices is equal to Fclk = 190 MHz, and for Spartan3E devices is equal to Fclk = 80 MHz.

  The maximum sampling frequency Fs by N=1024 is less than Fclk/29.

  The latent delay of the filter by N=1024 is equal to 1790 cycles of Fs.

    Low-Pass IIR Filter     Pipelined FFT/IFFT 256 points IP core
分享到: